Wednesday, March 14, 2018

Defect-driven synthesis of self-assembled single crystal titanium nanowires via electrochemistry

One-dimensional single crystal nanostructures have garnered much attention, from their low-dimensional physics to their technological uses, due to their unique properties and potential applications, from sensors to interconnects. There is an increasing interest in metallic titanium nanowires, yet their single crystal form has not been actualized. Vapor–liquid–solid (VLS) and template-assisted top-down methods are common means for nanowire synthesis; however, each has limitations with respect to nanowire composition and crystallinity. Here we show a simple electrochemical method to generate single crystal titanium nanowires on monocrystalline NiTi substrates. This work is a significant advance in addressing the challenge of growing single crystal titanium nanowires, which had been precluded by titanium's reactivity. Nanowires grew non-parallel to the surface and in a periodic arrangement along specific substrate directions; this behavior is attributed to a defect-driven mechanism. This synthesis technique ushers in new and rapid routes for single crystal metallic nanostructures, which have considerable implications for nanoscale electronics.

Source:IOPscience

For more information, please visit our website: www.semiconductorwafers.net,



Tuesday, March 6, 2018

Growth of square Si single bulk crystals with large side-face widths using noncontact crucible method

The noncontact crucible method was used to prepare square Si single bulk crystals. The size of the square part of the ingots was determined by the side-face width of the four-cornered pattern that appeared on the top surface. We obtained square Si single crystals with sizes of 9.4 × 9.7 and 10.9 ×11.0 cm2 that had no fan-shaped {110} faces and had diagonal lengths of up to 91% of the crucible diameter. To obtain large square Si single bulk crystals with a large side-face width using the present method, the importance of establishing a larger low-temperature region in the Si melt while maintaining a smaller initial temperature reduction was considered.

Source:IOPscience

For more information, please visit our website: http://www.semiconductorwafers.net,
send us email at angel.ye@powerwaywafer.com or powerwaymaterial@gmail.com